

Fig. 2




Fig. 3




Fig. 4




Fig. 5

600




Fig. 6A

620




Fig. 6B




Fig. 6C




Fig. 7 (Prior Art)




Fig. 8




Fig. 9

1000


1010

```

for (i = 0; i < 1024; i++)
• A[i] = B[i] + C[i]
• E[i] = A[i]*F
end

```

1020



1032


1030

```

• ProgramStart  Add Rai+,Rbi+,Rci+;
• LoopStart/End  Add Rai+,Rbi+,Rci+; MPY Rai+,F; Aloop LoopCount,LoopEnd
ProgramEnd  Mpy Rai+,F;
next ....

```

Fig. 10A



	1052	1054	1056	1058	1060	1062	1064	1066
	Clock	Fetch WIM Address	Decode WIM instruction	Execute Gen Fetch Address	IM0 Addr	IM0 Instruction	IM1 Addr	IM1 Instruction
1068	j	16						
1070	j+1	17, 18	0Sfetch 26, n, n*;					
1072	j+2	n	1Mfetch 26, 11, n; Aloop 1023, 17;	26, n, n				
1074	j+3	n	1Mfetch 26, 11, n;	26, 11, n	26	Add Rai ⁺ ,Rbi ⁺ ,Rci ⁺		
1076	j+4	n	1Mfetch 26, 11, n;	26, 11, n	26	Add Rai ⁺ ,Rbi ⁺ ,Rci ⁺	11	Mpy Rei ⁺ ,Rai ⁺ ,F
	j+5	n	1Mfetch 26, 11, n;	26, 11, n	26	Add Rai ⁺ ,Rbi ⁺ ,Rci ⁺	11	Mpy Rei ⁺ ,Rai ⁺ ,F
	j+6	n	1Mfetch 26, 11, n;	26, 11, n	26	Add Rai ⁺ ,Rbi ⁺ ,Rci ⁺	11	Mpy Rei ⁺ ,Rai ⁺ ,F
	:	:	:	:	:	:	:	:
1082	j+1024	19	0Sfetch n, 11, n;	26, 11, n	26	Add Rai ⁺ ,Rbi ⁺ ,Rci ⁺	11	Mpy Rei ⁺ ,Rai ⁺ ,F
1084	j+1025	20	0Nexti a1,a2,a3	n, 11, n	26	Add Rai ⁺ ,Rbi ⁺ ,Rci ⁺	11	Mpy Rei ⁺ ,Rai ⁺ ,F
1086	j+1026	21	:	a1,a2,a3			11	Mpy Rei ⁺ ,Rai ⁺ ,F
1088	j+1027	22	:	:	a1	IM0nexti	a2	IM1nexti

*n=not used

Fig. 10B




Fig. 11

Clock	WIM Addr	Decode WIM instr.	GenF Addr	IM0 Addr	IM0 Instr	D1/ Fadr	D2/ Fopr	Ex/ Wra	Wrr/ Scnd	IM1 Addr	IM1 Instr	D1/ Fadr	D2/ Fopr	Ex/ Wra	Wrr/ Scnd
j	16														
j+1	17	0Sf26,n,n;													
j+2	17	1Mf26,11,n; Alp1023,17;	26,n,n												
j+3	17	1Mf26,11,n;	26,11,n	26	Add										
j+4	17	1Mf26,11,n;	26,11,n	26	Add	Add				11	Mpy				
j+5	17	1Mf26,11,n;	26,11,n	26	Add	Add	Add			11	Mpy	Mpy			
j+6	17	1Mf26,11,n;	26,11,n	26	Add	Add	Add	Add		11	Mpy	Mpy	Mpy		
j+7	17	1Mf26,11,n;	26,11,n	26	Add	Add	Add	Add	Add	11	Mpy	Mpy	Mpy	Mpy	
j+8	17	1Mf26,11,n;	26,11,n	26	Add	Add	Add	Add	Add	11	Mpy	Mpy	Mpy	Mpy	Mpy
:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
j+1024	19	0Sf n,11,n;	26,11,n	26	Add	Add	Add	Add	Add	11	Mpy	Mpy	Mpy	Mpy	Mpy
j+1025	20	Nxi a1,a2,a3	n,11,n	26	Add	Add	Add	Add	Add	11	Mpy	Mpy	Mpy	Mpy	Mpy
j+1026	21	:	a1,a2,a3			Add	Add	Add	Add	11	Mpy	Mpy	Mpy	Mpy	Mpy
j+1027	22	:	:	a1	Nxti'		Add	Add	Add	a2	Nxti'	Mpy	Mpy	Mpy	Mpy

- IM#Addr & IM#Instr = Fetch IM# instruction at IM# address
 - D1/Fadr = Decode 1 & Fetch address registers
 - D2/Fopr = Decode 2, Fetch operands & generate next operand address
 - Ex/Wra = Execute & Write back operand addresses
 - Wrr/Scnd = Write back results & Set condition registers
- Assumes operand bypassing is used

Fig. 12






Fig. 13

1400


$Rt \leftarrow Fn(Ra, Rb)$




$At \leftarrow Rt, Aa \leftarrow Ra, Ab \leftarrow Rb$ Load Starting Vector Address



$V(Rt) \leftarrow Fn(V(Ra), V(Rb))$



$Rt \leftarrow Fn(Ra, 16bit\ Immediate)$



$Rt \leftarrow Fn(Rt, 32bit\ Immediate)$




Fig. 14A

1468




Fig. 14B

1488






Fig. 14C





Fig. 15A






Fig. 15C




Fig. 15D